

Circuit Simulation Lab:28

Design of FIFO


Introduction

The purpose of this experiment is to design a 8 bit FIFO. FIFO (first-in-first-out) are used to for serial transfer of information whenever there is a difference of Transfer rate. The Transfer rate may differ due to difference in number of ports, frequency or data-width between source and destination.

Software tools Requirement

Modelsim (Siemens)

Xilinx Vivado



Design the above Circuit in Verilog HDL and write its testbench and capture the Waveforms.

Use Behavior modeling